Half Adder / Full Adder

From TRCCompSci - AQA Computer Science
Revision as of 09:37, 16 March 2017 by Admin (talk | contribs)
Jump to: navigation, search

Half Adder

The most common half adder is made up of two logic gates, an AND gate and a XOR gate. It has two inputs and two outputs. The two inputs are the two bits you are adding together and the two outputs are the result and a carry-on for when the output value is not large enough to display the answer.

Halfadder1.gif